

FEATURES:

- N channel FET switches with no parasitic diode to Vcc
 - Isolation under power-off conditions
 - No DC path to Vcc or GND
 - 5V tolerant in OFF and ON state
- 5V tolerant I/Os
- Low RON - 4Ω typical
- Flat RON characteristics over operating range
- Rail-to-rail switching 0 - 5V
- Bidirectional dataflow with near-zero delay: no added ground bounce
- Excellent RON matching between channels
- Vcc operation: 2.3V to 3.6V
- High bandwidth - up to 500 MHz
- LVTTL-compatible control Inputs
- Undershoot Clamp Diodes on all switch and control Inputs
- Low I/O capacitance, 4pF typical
- Available in TSSOP package

APPLICATIONS:


- Hot-swapping
- 10/100 Base-T, Ethernet LAN switch
- Low distortion analog switch
- Replaces mechanical relay
- ATM 25/155 switching

DESCRIPTION:


The QS3VH16233 HotSwitch is a 32-bit to 16-bit high bandwidth bus switch, which can multiplex or demultiplex data. The QS3VH16233 has very low ON resistance, resulting in under 250ps propagation delay through the switch. This device can be used as two 16-bit to 8-bit multiplexers or as one 32-bit to 16-bit multiplexer. SELx inputs control the data flow. TESTx inputs control either one or two ports connection. In the OFF and ON states, the switches are 5V-tolerant. In the OFF state, the switches offer very high impedance at the terminals.

The combination of near-zero propagation delay, high OFF impedance, and over-voltage tolerance also makes the QS3VH16233 ideal for high performance communications applications.

The QS3VH16233 is characterized for operation from -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM


PIN CONFIGURATION

TSSOP
TOP VIEWABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Supply Voltage to Ground	-0.5 to 4.6	V
VTERM ⁽³⁾	DC Switch Voltage Vs	-0.5 to 5.5	V
VTERM ⁽³⁾	DC Input Voltage Vin	-0.5 to 5.5	V
VAC	AC Input Voltage (pulse width ≤ 20ns)	-3	V
Iout	DC Output Current (max. current/pin)	120	mA
TSTG	Storage Temperature	-65 to +150	°C

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. All terminals except Vcc.

CAPACITANCE ($T_A = +25^{\circ}\text{C}$, $f = 1\text{MHz}$, $VIN = 0\text{V}$, $VOUT = 0\text{V}$)

Symbol	Parameter ⁽¹⁾	Typ.	Max.	Unit
C _{IN}	Control Inputs	3	5	pF
C _{I/O}	Quickswitch Channels (Switch OFF)	Mux	8	12
		Demux	4	6
C _{I/O}	Quickswitch Channels (Switch ON)	Mux	16	24
		Demux	8	12

NOTE:

1. This parameter is guaranteed but not production tested.

PIN DESCRIPTION

Pin Names	I/O	Description
xA	I/O	Bus A
xBx	I/O	Bus B
SELx	I	Data Select
TESTx	I	Port Select

FUNCTION TABLE⁽¹⁾

SELx	TESTx	xA	Function
L	L	xB1	xA to xB1
H	L	xB2	xA to xB2
X	H	xB1, xB2	xA to xB1 and xB2

NOTE:

1. H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE⁽¹⁾

Following Conditions Apply Unless Otherwise Specified:


Industrial: TA = -40°C to +85°C, VCC = 3.3V ± 0.3V

Symbol	Parameter	Test Conditions			Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs	VCC = 2.3V to 2.7V	—	1.7	—	—	V
			VCC = 2.7V to 3.6V	—	2	—	—	
VIL	Input LOW Voltage	Guaranteed Logic HIGH for Control Inputs	VCC = 2.3V to 2.7V	—	—	0.7	—	V
			VCC = 2.7V to 3.6V	—	—	0.8	—	
IIN	Input Leakage Current (Control Inputs)	0V ≤ VIN ≤ VCC	—	—	—	±1	μA	
IOZ	Off-State Current (Hi-Z)	0V ≤ VOUT ≤ 5V, Switches OFF	—	—	—	±1	μA	
IOFF	Data Input/Output Power Off Leakage	VIN or VOUT 0V to 5V, VCC = 0V	—	—	—	±1	μA	
RON	Switch ON Resistance	VCC = 2.3V (Typ. at VCC = 2.5V)	VIN = 0V	ION = 30mA	—	6	8	Ω
			VIN = 1.7V	ION = 15mA	—	7	9	
		VCC = 3V	VIN = 0V	ION = 30mA	—	4	6	
			VIN = 2.4V	ION = 15mA	—	5	8	

NOTE:

1. Typical values are at VCC = 3.3V and TA = 25°C, unless otherwise noted.

TYPICAL ON RESISTANCE vs VIN AT VCC = 3.3V




POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ.	Max.	Unit
I _{CC0}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC} , f = 0	—	1.5	3	mA
ΔI _{CC}	Power Supply Current ^(2,3) per Input HIGH	V _{CC} = Max., V _{IN} = 3V, f = 0 per Control Input	—	—	30	μA
I _{CCD}	Dynamic Power Supply Current ⁽⁴⁾	V _{CC} = 3.3V, A and B Pins Open, Control Inputs Toggling @ 50% Duty Cycle	See Typical I _{CCD} vs Enable Frequency graph below			

NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per input driven at the specified level. A and B pins do not contribute to ΔI_{CC}.
3. This parameter is guaranteed but not tested.
4. This parameter represents the current required to switch internal capacitance at the specified frequency. The A and B inputs do not contribute to the Dynamic Power Supply Current. This parameter is guaranteed but not production tested.

TYPICAL I_{CCD} VS ENABLE FREQUENCY CURVE AT V_{CC} = 3.3V

SWITCHING CHARACTERISTICS OVER OPERATING RANGE


 $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$

Symbol	Parameter	$V_{CC} = 2.5 \pm 0.2\text{V}^{(1)}$		$V_{CC} = 3.3 \pm 0.3\text{V}^{(1)}$		Unit
		Min. ⁽⁴⁾	Max.	Min. ⁽⁴⁾	Max.	
t_{PLH}	Data Propagation Delay ^(2,3) A to B or B to A	—	0.2	—	0.2	ns
t_{BX}	Switch Multiplex Delay SEL to xA	1.5	9	1.5	7.5	ns
t_{PZH}	Switch Turn-On Delay SEL to xBx	1.5	9	1.5	8	ns
t_{PLZ}	Switch Turn-Off Delay SEL to xBx	1.5	7.5	1.5	7.5	ns
t_{PZH}	Switch Turn-On Delay TEST to xBx	1.5	8.5	1.5	9	ns
t_{PLZ}	Switch Turn-Off Delay TEST to xBx	1.5	8.5	1.5	8.5	ns
f_{sx}	Operating Frequency - Enable ^(2,5)	—	7.5	—	15	MHz



NOTES:

1. See Test Conditions under TEST CIRCUITS AND WAVEFORMS.
2. This parameter is guaranteed but not production tested.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.2ns at $C_L = 50\text{pF}$. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
4. Minimums are guaranteed but not production tested.
5. Maximum toggle frequency for Sx control input (pass voltage > V_{CC} , $V_{IN} = 5\text{V}$, $R_{LOAD} \geq 1\text{M}\Omega$, no CLOAD).

SOME APPLICATIONS FOR HOTSWITCH PRODUCTS




Rail-to-Rail Switching




TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	$2 \times V_{CC}$	V
V_{IH}	3	V_{CC}	V
V_T	1.5	$V_{CC}/2$	V
V_{LZ}	300	150	mV
V_{HZ}	300	150	mV
C_L	50	30	pF



Propagation Delay



DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


R_T = Termination resistance: should be equal to Z_{out} of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2\text{ns}$; $t_r \leq 2\text{ns}$.

SWITCH POSITION

Test	Switch
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND
t_{PD}	Open



NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

Enable and Disable Times

ORDERING INFORMATION

QS	XXXXX	XX		
Device Type		Package		
			PA	Thin Shrink Small Outline Package
			PAG	TSSOP - Green
			3VH16233	2.5V / 3.3V 32:16 Mux / Demux High Bandwidth Switch



CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138

for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

for Tech Support:
logichelp@idt.com